In order to investigate the specifications of nanoscale transistors, we have used a three dimensional (3D) quantum mechanical approach to simulate square cross section silicon nanowire (SNW) MOSFETs. A three dimensional simulation of silicon nanowire MOSFET based on self consistent solution of PoissonSchrödinger equations is implemented. The quantum mechanical transport model of this work uses the non-equilibrium Green's function (NEGF) formalism. First, we simulate a double-gate (DG) silicon nanowire MOSFET and compare the results with those obtained from nanoMOS simulation. We understand that when the transverse dimension of a DG nanowire is reduced to a few nanometers, quantum confinement in that direction becomes important and 3D Schrödinger equation must be solved. Second, we simulate gate-all-around (GAA) silicon nanowire MOSFETs with different shapes of gate. We have investigated GAA-SNW-MOSFET with an octagonal gate around the wire and found out it is more suitable than a conventional GAA MOSFET for its more I /I , less Drain-Induced-Barrier-Lowering (DIBL) and less subthreshold slope. 
Introduction
The main purposes of nanoscale miniaturization in recent years are to increase the packing density and to improve the circuit performance. Ever since the birth of integrated circuits, researchers have attempted to reduce the size of the devices as small as possible. However, simply reducing the device dimensions without paying attention to other processing parameters gives rise to a variety of * E-mail: esi3120@gmail.com non-ideal characteristics. For instance, threshold voltage variation, non-saturated drain current, increase of subthreshold current, drain-induced-barrier-lowering (DIBL) and hot carrier effects seriously limit the scaling capability of planar MOSFETs [1] . Thus, further scaling down MOSFETs requires novel device structures and materials, such as nanowire transistors and carbon nanotube FETs [2] . Silicon-nanowire-transistor (SNWT) has a unique advantage: it is based on silicon, a material that the semiconductor industry has been working on for more than thirty years. Technologists in electronic industry prefer to stay on silicon and also achieve good device geometry in nanoelectronics. Consequently, understanding the physics of SNWT and developing Technology Computer Aided Design (TCAD) tools for SNWT design become increasingly important [3] .
Simulating electronic devices in nanoscale size usually requires a self-consistent simulation procedure between electrostatic potential and charge distribution inside the device [4] . In fact, to achieve the electrostatic potential, we solve the Poisson equation, where in the doublegate silicon nanowire MOSFET (DG-SNW-MOSFET) it is two-dimensional (2D) and in the gate-all-around silicon nanowire MOSFET (GAA-SNW-MOSFET) it is threedimensional (3D). This equation is discretized by finite difference method and is solved by Newton-Raphson approach. To achieve the charge distribution, we solve the Schrödinger equation. We first discretize it by finite difference method then, we solve it by non-equilibrium Green's function (NEGF) formalism. There can be two reasons for using non-equilibrium term in this situation: i) from the physical points of view, when we apply voltages on terminals, the device goes to non-equilibrium condition [4] , and ii) from the computational points of view, a full quantum mechanical simulation of transport in a nanoscale device is commonly done using NEGF calculation [4, 5] . The formulation of NEGF method which is mainly for computing the Green's function matrices is proposed by Keldysh et al. [5] . In fact, their approach is based on "two contour time variables" and is applicable to the time reversible problems in many particle systems [6] .
On the other hand, to simulate SNWT accurately, we have to include several orbitals for each atom. In [7] , full band properties of silicon are taken into account via the semiempirical sp 3 d 5 s * tight binding method which uses 10 orbitals for each atom, but this is computationally a great task. For example, if we have 10000 atoms of silicon in our sample, the size of Hamiltonian in NEGF approach by using sp 3 d 5 s * tight binding method would be 10 5 × 10 5 . Then, we have to inverse a 10 5 × 10 5 matrix several times for each energy E, in this example. However, instead of taking into account 10 orbitals for each atom we can use effective mass approximation. In [8] , Jing Wang et al. have investigated the validity of effective mass approximation in SNWTs. By this approximation, the computational burden is reduced (e.g. for 10000 atoms in our device the Hamiltonian would be 10 4 × 10 4 ). Nevertheless, discretizing Schrödinger equation in 3D is very time consuming. This is a main problem in real space method. In contrast, by using the mode space method we can reduce the computational cost considerably [9] . In mode space approach, the 3D Schrödinger equation is split into 2D Schrödinger equation and one-dimensional (1D) transport problem [9] .
In [10] , the mode space approach is applied to simulate DG-MOSFETs. The effective mass theory and the mode space NEGF method are used to simulate SNW-MOSFET with square cross section [11] . In order to solve 2D Schrödinger equation, an efficient numerical scheme which is called the "product-space method" is developed. In this method, the size of the problem is further reduced and the results are compared with those of the mode space method. In [12, 13] , the ballistic transport and in [13] the diffusive transport using the Büttiker probe model have been studied. The drain on-current (I ), the subthreshold slope and the DIBL for different structures of SNW-FET are investigated [1] . The subthreshold slope of SNW-MOSFET for different structures such as Pi-gate, Omega-gate, Tri-gate and GAA is examined [12] . The subthreshold slope and the DIBL for two structures i.e. FinFET and SNW-FET are studied [14] . The subthreshold slopes versus channel length by 2D approach for single-gate, double-gate, Tri-gate and GAA MOSFETs are presented [15] . The main purpose of this work is to analyze and simulate SNW-MOSFET in 3D quantum mechanical approach for improving the device specifications such as the drain current, the subthreshold slope and the DIBL. The desired improvement in the device behavior can be done via modification in the gate contact configuration. In Section 2, we describe our approach and present the related formulas. In Section 3, we present the simulation and results. In this section, first we simulate the DG SNW-MOSFET, where we solve 3D Schrödinger equation. Second, we simulate the GAA SNW-MOSFET with different gate structures and finally we conclude this work in Section 4.
Approach

Uncoupled mode space approach
In this section, we briefly review uncoupled mode space approach and use [11, 16] for writing the equations. The 3D full stationary Schrödinger equation is given by:
where H 3D is the 3D device Hamiltonian. Assuming an ellipsoidal parabolic energy band with a diagonal effective mass tensor, the Hamiltonian is defined as [11] :
where * * * are the electron effective masses in the , and directions respectively, and U( ) is the electron conduction band edge profile throughout the device. We note that due to the transition between the Si body and the SiO 2 layer, the effective mass should vary in the and directions. However, in this equation the penetration of electron wave function into the SiO 2 layer is not considered. Now, let us expand the 3D electron wave function in the subband eigenfunction space as follows:
where Ψ ( ; = 0 ) is the eigenfunction of the following 2D Schrödinger equation in the slice at = 0 of the SNW-MOSFET:
where E ( ) is the subband energy level at . According to the properties of eigenfunctions, satisfies the following equation at any :
where δ is the Kronecker delta function. We put Eqs. (2), (3), and (4) into Eq. (1), then integrate it over − plane and use Eq. (5), we obtain:
This equation is called "1D transport equation" that we solve it by using NEGF method. The 1D Green's function for subband is given as:
where H 1D is the 1D Hamiltonian and S and D are the self-energies of the source (S) and the drain (D) respectively. The 1D charge density is obtained as follows:
where ∆ is the 1D lattice spacing, and and are the source and the drain Fermi functions, respectively. The broadening matrices for source and drain, Γ S and Γ D in Eq. (8) are respectively as follows:
where Γ S and Γ D have the same size as H 1D . Physically the function Γ S (Γ D ) determines the electron exchange rate between the S (D) reservoir and the channel. However, in general it can be viewed as the measure of interaction strength between the S (D) reservoir and the channel due to any source of perturbation [17] . The 3D quantum charge density is then calculated as:
where M is the number of subbands participating in the transport. Now, 3D ( ) is used in the Poisson equation as:
This equation should be solved for the potential φ( ), where N D is the doping concentration. In order to include the gate effect, we use Dirichlet boundary condition at the gate contact, i.e. V = V G . The gate-vacuum potential V G is determined by the gate bias voltage and the work function of the contact material. On the other hand, at the source (drain) contact, the Neumann boundary condition is imposed, i.e. V = 0. For other boundaries without electrode contacts, the same zero electric field condition is assumed. In order to achieve a faster convergence in numerical calculation, we convert the Poisson equation into a nonlinear form by using the following relationships [17] :
where I is the inverse Fermi-Dirac integral of order 1 2 , F is a quasi-Fermi energy, N C is the effective density of states in the conduction band, B is Boltzmann constant and T is the temperature. Then, these equations are solved by Newton-Raphson method after discretizing it by finite difference technique. We used equations in [18] volt, we consider V 2 as the final value for potential and it can be feed back to the Schrödinger equation to obtain the final value of charge density. We do this procedure to find the potential and charge density over each grid point of the simulation mesh throughout the structure. After the self-consistency is reached, the current can be calculated by using the Landauer-Büttiker formula as follows:
where the transmission function T (E) is given by:
It should be noted that the coupled mode space formalism is mathematically equivalent to the real space calculation if all the modes are included. In practice, due to strong quantum confinement in SNWTs, only a few of the lowest subbands are occupied and need to be included in the calculation. This means that, if we increase the mode number M, the device characteristics such as the electron density profile and terminal currents will not change any more.
Evaluation of the 1D NEGF
As shown in Eq. (7) we can find the 1D Green's function G (E) by directly inverting the following matrix:
where I is an identity matrix of the same size as Hamiltonian H 1D and is the 1D Hamiltonian which is given by the following matrix:
where N is the number of meshes in the direction and S and D are respectively given by the following equations:
where as the interaction coefficient of the neighboring atom is defined as:
where ∆ is the 1D mesh spacing.E ( ) in Eq. (16) is obtained by solving 2D Schrödinger equation (Eq. (4)) in the cross section of the nanowire and is the subband energy level at . We solve the 2D Schrödinger equation just in the silicon region, rather than solving it in both silicon and oxide regions. The self energies of source and drain; S and D could be viewed as a modification of the device Hamiltonian, so as to incorporate the boundary conditions. They are respectively given by the following equations [4, 9] :
Simulation and results
DG nanowire MOSFET
Consider a DG-SNW-MOSFET as shown in Fig. 1 . In this structure the channel length is 10 nm, the oxide thickness ( ) is assumed 1 nm. The wire thickness, (in the direction) is 3 nm and the wire width, W (in the direction) is in nanoscale and a varying parameter. The cross section is rectangular in the − plane, and carrier transport is along -direction. The source and drain regions are doped with N D = 2 × 10 20 cm
. A proper gate work function is selected so that a specific drain off-current is obtained (e.g. 10 µA/µm [1] ). (A) at V DS = 0 4 (V). We assume that the potential in transverse direction (across the wire width) doesn't change and it is sufficient to solve the Poisson equation in 2D. This equation is discretized by finite difference technique and is solved by Newton-Raphson method. Fig. 2 shows the square of the wave functions in a cross section of 2 × 4 nm 2 DG-SNW-MOSFET for modes #1 and #6. Fig. 3 shows the drain current as a function of the device width, W , calculated by both our simulator and nanoMOS [17] . As expected, in nanoMOS the current is independent of transversal dimension, but it is not in our simulation. It should be noted that in nanoMOS the transversal dimension is not considered as quantum confining parameter, whereas it is implemented in our simulator. The nanoMOS simulator assumes constant current distribution in the width, because it assumes W is very large. However, in our simulator we assume W is very small and solve the Schrödinger equation in the transversal direction. When this dimension is a few nanometers only a few subband in that direction participate in the transport. When W is decreased, the number of effective subbands is reduced, so the current is decreased. Reduction of the current due to reduction of subbands is true if we assume that the effective mass is independent of W . On the other hand, reduction of W raises the effective mass and this causes the number of subbands in unit of energy to increase, which is the result of solving the Schrödinger equation in 2D. This is the reason that the drain current by our simulator increases with decreasing W as shown in Fig. 3 . 
Gate-All-Around MOSFET
The structure of GAA-SNW-MOSFET is shown in Fig. 6 . The channel length is 10 nm, the wire width and thickness are 2 nm (square cross section) and carrier transport is along -direction. The oxide thickness is assumed 1.5 nm. A gate work function is selected so that an off-current of approximately 10 . Since this structure is gate-all-around, the Poisson equation must be solved in 3D. We first discretized it by seven point finite difference technique and then this nonlinear equation is solved by Newton-Raphson approach. Fig. 7 shows the drain current versus both the gate and the drain voltages for the given structure. We have calculated the subthreshold slope, the drain-inducedbarrier-lowering (DIBL), the drain on-current and the drain off-current. The values of these parameters are: 67. By designing a new gate structure we try to decrease the subthreshold slope, the DIBL and the drain off-current, whereas the drain on-current should be increased.
To increase the quantum confinement effect we should modify the gate configuration of GAA-SNW-MOSFET. In fact, in order to increase the effect of gate voltage on the square GAA device behavior we should decrease the oxide thickness at the corners. This idea guided us to propose structures as shown in Figs. 8a, 11a and 11b. This figure shows the cross section of our structure and we called it the "octagonal gate structure". In order to simulate the octagonal GAA-MOSFET and use the approach explained so far, we introduce parameter as shown in Fig. 8b . It should be noted that controls the geometry of the gate only and it doesn't have physical meaning. When is zero it is really the conventional GAA. To investigate how this structure improves our device performance, we change the distance from zero to 0 7 * . We have changed this distance and calculated the subthreshold slope, the DIBL, the drain on-current and the drain off-current of the device. For comparing the results, the dimensions of the device are exactly the same as those given in the previous section. The results of the octagonal GAA-SNW-MOSFET are shown in Fig. 9 and Fig. 10 . We see that by increasing the device characteristics are improved. The subthreshold slope, the DIBL and I are decreased and I increased. In order to increase the packing density in integrated circuits we interested to reduce the size of MOSFET. But we know that in doing this, some non-ideal behavior arise, e.g. increase in subthreshold slope, the DIBL and I . So, we intend to decrease these specifications by our new structure. In addition, for better switching application we should increase I . By increasing we in fact, reduce the oxide thickness at the corners. However, when it reaches a specific value it can't be reduced further. This specific value theoretia b Figure 9 . (a) The subthreshold slope and (b) the DIBL, of the octagonal GAA-SNW-MOSFET versus the distance (a is shown in Fig. 8 ).
cally depends on the oxide material. However, in practice that specific thickness depends on the oxide quality. In other words, for further reducing oxide thickness at the corner we should select a material with a higher dielectric constant [19] . This is for preventing the gate leakage. However, in addition to many technological issues which limit the device reliability and performance, a fundamental drawback of high-k dielectrics is mobility degradation [19] . Thus, we can have an optimum value for that makes both short channel effects and the gate leakage minimum.
We have also investigated the structures illustrated in Fig. 11 . The subthreshold slope, the DIBL, the drain oncurrent (I ) and the drain off-current (I ) for these structures and for octagonal structure with two values of are listed in Table 1 . We see that, in general, the specifications of the structures of Fig. 11 improved with respect to those of the conventional GAA structure, though they are worse than those of the proposed octagonal GAA with = 0 7 * . Finally, we can realize that the octagonal gate structure is the preferable one. 
Conclusion
In this work we have investigated silicon nanowire MOS-FET with different gate structures. First, we simulated DG-SNW-MOSFET and showed that when the transversal dimension of a DG-SNW-MOSFET is reduced to nanometers regime, the quantum confinement in that direction becomes important. In this case, we have to solve the 3D Schrödinger equation instead of 2D Schrödinger equation, where the later is solved by nanoMOS. Second, we have simulated the GAA-SNW-MOSFET with different types of gate structures. The specifications of the device that we have investigated are the subthreshold slope, the drain-induced-barrier-lowering (DIBL), the drain oncurrent (I ) and the drain off-current (I ). The simulation results showed that octagonal structure can have good performance. The above specifications of the octagonal gate are improved if compared with those of the conventional GAA-SNW-MOSFET structure.
